Espressif Systems /ESP32-C6 /EXTMEM /L1_CACHE_PRELOAD_RST_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as L1_CACHE_PRELOAD_RST_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (L1_ICACHE0_PLD_RST)L1_ICACHE0_PLD_RST 0 (L1_ICACHE1_PLD_RST)L1_ICACHE1_PLD_RST 0 (L1_ICACHE2_PLD_RST)L1_ICACHE2_PLD_RST 0 (L1_ICACHE3_PLD_RST)L1_ICACHE3_PLD_RST 0 (L1_CACHE_PLD_RST)L1_CACHE_PLD_RST

Description

Cache Preload Reset control register

Fields

L1_ICACHE0_PLD_RST

set this bit to reset preload-logic inside L1-ICache0. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.

L1_ICACHE1_PLD_RST

set this bit to reset preload-logic inside L1-ICache1. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.

L1_ICACHE2_PLD_RST

Reserved

L1_ICACHE3_PLD_RST

Reserved

L1_CACHE_PLD_RST

set this bit to reset preload-logic inside L1-Cache. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.

Links

() ()